Эхлэл Бүгдийг харах Тусламж
Бүртгүүлэх Нэвтрэх
caihoucong
/
YinWo-TD009
1
0
Салаа 0
Файлууд Асуудлууд 0 Хуулах хүсэлтүүд 0 Мэдлэгийн сан
Мод: V0.0.1
Салаанууд Тагууд
YinWo-TD009
/
sdk_560x_01x_s2256_20241227
/
app
/
platform
/
header
/
sfr.h

sfr.h 21 KB
Байнгын холболт Түүх Анхны өгөгдөл

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470 
  1. #ifndef _SFR_H
    2. 

  2. #define _SFR_H
    3. 

  3. 

  4. #ifndef __ASSEMBLER__
    5. 

  5. #define SFR_RO *(volatile unsigned long const *)
    6. 

  6. #define SFR_WO *(volatile unsigned long*)
    7. 

  7. #define SFR_RW *(volatile unsigned long*)
    8. 

  8. #define SWINT() asm(".long 0xb0030057")
    9. 

  9. #define EEBREAKINT() asm(".long 0xb0040057")
    10. 

  10. #else
    11. 

  11. #define SFR_RO
    12. 

  12. #define SFR_WO
    13. 

  13. #define SFR_RW
    14. 

  14. #define SWINT      .long 0xb0030057
    15. 

  15. #define EEBREAKINT .long 0xb0040057
    16. 

  16. #endif
    17. 

  17. 

  18. #define SFR_BASE   0x00000000
    19. 

  19. #define SFR0_BASE  (0x00000000 + 0x000)
    20. 

  20. #define SFR1_BASE  (0x00000000 + 0x100)
    21. 

  21. #define SFR2_BASE  (0x00000000 + 0x200)
    22. 

  22. #define SFR3_BASE  (0x00000000 + 0x300)
    23. 

  23. #define SFR4_BASE  (0x00000000 + 0x400)
    24. 

  24. #define SFR5_BASE  (0x00000000 + 0x500)
    25. 

  25. #define SFR6_BASE  (0x00000000 + 0x600)
    26. 

  26. #define SFR7_BASE  (0x00000000 + 0x700)
    27. 

  27. #define SFR8_BASE  (0x00000000 + 0x800)
    28. 

  28. #define SFR9_BASE  (0x00000000 + 0x900)
    29. 

  29. #define SFR10_BASE (0x00000000 + 0xa00)
    30. 

  30. #define SFR11_BASE (0x00000000 + 0xb00)
    31. 

  31. #define SFR12_BASE (0x00000000 + 0xc00)
    32. 

  32. #define SFR13_BASE (0x00000000 + 0xd00)
    33. 

  33. #define SFR14_BASE (0x00000000 + 0xe00)
    34. 

  34. #define SFR15_BASE (0x00000000 + 0xf00)
    35. 

  35. //------------------------- SFR Group0 ---------------------------------------//
    36. 

  36. #define TICK0CON          SFR_RW (SFR0_BASE + 0x01*4)
    37. 

  37. #define TICK0CPND         SFR_RW (SFR0_BASE + 0x02*4)
    38. 

  38. #define TICK0CNT          SFR_RW (SFR0_BASE + 0x03*4)
    39. 

  39. #define TICK0PR           SFR_RW (SFR0_BASE + 0x04*4)
    40. 

  40. #define TICK1CON          SFR_RW (SFR0_BASE + 0x05*4)
    41. 

  41. #define TICK1CPND         SFR_RW (SFR0_BASE + 0x06*4)
    42. 

  42. #define FUNCMCON0         SFR_RW (SFR0_BASE + 0x07*4)
    43. 

  43. #define FUNCMCON1         SFR_RW (SFR0_BASE + 0x08*4)
    44. 

  44. #define FUNCMCON2         SFR_RW (SFR0_BASE + 0x09*4)
    45. 

  45. #define TICK1CNT          SFR_RW (SFR0_BASE + 0x0a*4)
    46. 

  46. #define TICK1PR           SFR_RW (SFR0_BASE + 0x0b*4)
    47. 

  47. 

  48. #define UART0CON          SFR_RW (SFR0_BASE + 0x10*4)
    49. 

  49. #define UART0CPND         SFR_WO (SFR0_BASE + 0x11*4)
    50. 

  50. #define UART0BAUD         SFR_RW (SFR0_BASE + 0x12*4)
    51. 

  51. #define UART0DATA         SFR_RW (SFR0_BASE + 0x13*4)
    52. 

  52. #define TMR0CON           SFR_RW (SFR0_BASE + 0x14*4)
    53. 

  53. #define TMR0CPND          SFR_RW (SFR0_BASE + 0x15*4)
    54. 

  54. #define TMR0CNT           SFR_RW (SFR0_BASE + 0x16*4)
    55. 

  55. #define TMR0PR            SFR_RW (SFR0_BASE + 0x17*4)
    56. 

  56. #define CRSTPND           SFR_RW (SFR0_BASE + 0x18*4)
    57. 

  57. #define CLKCON0           SFR_RW (SFR0_BASE + 0x19*4)
    58. 

  58. #define WDTCON            SFR_RW (SFR0_BASE + 0x1a*4)
    59. 

  59. #define RTCCON            SFR_RW (SFR0_BASE + 0x1b*4)
    60. 

  60. #define RTCDAT            SFR_RW (SFR0_BASE + 0x1c*4)
    61. 

  61. #define CLKCON1           SFR_RW (SFR0_BASE + 0x1d*4)
    62. 

  62. #define RTCCPND           SFR_WO (SFR0_BASE + 0x1e*4)
    63. 

  63. 

  64. #define SPI0CON           SFR_RW (SFR0_BASE + 0x2a*4)
    65. 

  65. #define SPI0BUF           SFR_RW (SFR0_BASE + 0x2b*4)
    66. 

  66. #define SPI0BAUD          SFR_RW (SFR0_BASE + 0x2c*4)
    67. 

  67. #define SPI0CPND          SFR_RW (SFR0_BASE + 0x2d*4)
    68. 

  68. #define SPI0DMACNT        SFR_RW (SFR0_BASE + 0x2e*4)
    69. 

  69. #define SPI0DMAADR        SFR_RW (SFR0_BASE + 0x2f*4)
    70. 

  70. 

  71. #define UART1CON          SFR_RW (SFR0_BASE + 0x30*4)
    72. 

  72. #define UART1CPND         SFR_WO (SFR0_BASE + 0x31*4)
    73. 

  73. #define UART1BAUD         SFR_RW (SFR0_BASE + 0x32*4)
    74. 

  74. #define UART1DATA         SFR_RW (SFR0_BASE + 0x33*4)
    75. 

  75. #define TMR1CON           SFR_RW (SFR0_BASE + 0x35*4)
    76. 

  76. #define TMR1CPND          SFR_RW (SFR0_BASE + 0x36*4)
    77. 

  77. #define TMR1CNT           SFR_RW (SFR0_BASE + 0x37*4)
    78. 

  78. #define TMR1PR            SFR_RW (SFR0_BASE + 0x38*4)
    79. 

  79. #define TMR2CON           SFR_RW (SFR0_BASE + 0x3a*4)
    80. 

  80. #define TMR2CPND          SFR_RW (SFR0_BASE + 0x3b*4)
    81. 

  81. #define TMR2CNT           SFR_RW (SFR0_BASE + 0x3c*4)
    82. 

  82. #define TMR2PR            SFR_RW (SFR0_BASE + 0x3d*4)
    83. 

  83. #define CLKGAT2           SFR_RW (SFR0_BASE + 0x3e*4)
    84. 

  84. 

  85. #define DACDIGCON0      SFR_RW (SFR1_BASE + 0x10*4)
    86. 

  86. #define DACVOLCON       SFR_RW (SFR1_BASE + 0x11*4)
    87. 

  87. #define CLKCON4         SFR_RW (SFR1_BASE + 0x1e*4)
    88. 

  88. #define USBCON0         SFR_RW (SFR3_BASE + 0x00*4)
    89. 

  89. #define USBCON1         SFR_RW (SFR3_BASE + 0x01*4)
    90. 

  90. #define USBCON2         SFR_RW (SFR3_BASE + 0x02*4)
    91. 

  91. #define USBCON3         SFR_RW (SFR3_BASE + 0x03*4)
    92. 

  92. #define USBCON4         SFR_RW (SFR3_BASE + 0x04*4)
    93. 

  93. 

  94. #define PLL0CON1        SFR_RW (SFR3_BASE + 0x15*4)
    95. 

  95. #define PWRCON0         SFR_RW (SFR3_BASE + 0x1d*4)
    96. 

  96. #define LVDCON          SFR_RW (SFR3_BASE + 0x1e*4)
    97. 

  97. #define PWRCON1         SFR_RW (SFR3_BASE + 0x1f*4)
    98. 

  98. 

  99. #define PLL1CON1        SFR_RW (SFR3_BASE + 0x22*4)
    100. 

  100. #define PLL0DIV         SFR_RW (SFR3_BASE + 0x23*4)
    101. 

  101. #define PLL1DIV         SFR_RW (SFR3_BASE + 0x24*4)
    102. 

  102. #define PLL2DIV         SFR_RW (SFR3_BASE + 0x25*4)
    103. 

  103. #define PLL0CON         SFR_RW (SFR3_BASE + 0x26*4)
    104. 

  104. #define PLL1CON         SFR_RW (SFR3_BASE + 0x27*4)
    105. 

  105. #define PLL2CON         SFR_RW (SFR3_BASE + 0x28*4)
    106. 

  106. #define XO26MCON        SFR_RW (SFR3_BASE + 0x29*4)
    107. 

  107. #define CLKCON2         SFR_RW (SFR3_BASE + 0x2a*4)
    108. 

  108. #define RSTCON0         SFR_RW (SFR3_BASE + 0x2b*4)
    109. 

  109. #define CLKGAT0         SFR_RW (SFR3_BASE + 0x2c*4)
    110. 

  110. #define LPMCON          SFR_RW (SFR3_BASE + 0x2d*4)
    111. 

  111. #define MEMCON          SFR_RW (SFR3_BASE + 0x2e*4)
    112. 

  112. #define CLKCON3         SFR_RW (SFR3_BASE + 0x2f*4)
    113. 

  113. 

  114. #define PWRCON2         SFR_RW (SFR3_BASE + 0x38*4)
    115. 

  115. #define CLKGAT1         SFR_RW (SFR3_BASE + 0x3f*4)
    116. 

  116. 

  117. #define HSUT0CON        SFR_RW (SFR3_BASE + 0x30*4)
    118. 

  118. #define HSUT0CPND       SFR_RW (SFR3_BASE + 0x31*4)
    119. 

  119. #define HSUT0BAUD       SFR_RW (SFR3_BASE + 0x32*4)
    120. 

  120. #define HSUT0DATA       SFR_RW (SFR3_BASE + 0x33*4)
    121. 

  121. #define HSUT0TXCNT      SFR_RW (SFR3_BASE + 0x34*4)
    122. 

  122. #define HSUT0TXADR      SFR_RW (SFR3_BASE + 0x35*4)
    123. 

  123. #define HSUT0RXCNT      SFR_RW (SFR3_BASE + 0x36*4)
    124. 

  124. #define HSUT0RXADR      SFR_RW (SFR3_BASE + 0x39*4)
    125. 

  125. #define HSUT0FIFOCNT    SFR_RW (SFR3_BASE + 0x3a*4)
    126. 

  126. #define HSUT0FIFO       SFR_RW (SFR3_BASE + 0x3b*4)
    127. 

  127. #define HSUT0FIFOADR    SFR_RW (SFR3_BASE + 0x3c*4)
    128. 

  128. #define HSUT0TMRCNT     SFR_RW (SFR3_BASE + 0x3d*4)
    129. 

  129. 

  130. 

  131. #define PICCONCLR       SFR_WO (SFR4_BASE + 0x0c*4)
    132. 

  132. #define PICCONSET       SFR_WO (SFR4_BASE + 0x0d*4)
    133. 

  133. #define PICENCLR        SFR_WO (SFR4_BASE + 0x0e*4)
    134. 

  134. #define PICENSET        SFR_WO (SFR4_BASE + 0x0f*4)
    135. 

  135. 

  136. #define PICCON          SFR_RW (SFR4_BASE + 0x10*4)
    137. 

  137. #define PICEN           SFR_RW (SFR4_BASE + 0x11*4)
    138. 

  138. #define PICPR           SFR_RW (SFR4_BASE + 0x12*4)
    139. 

  139. #define PICADR          SFR_RW (SFR4_BASE + 0x13*4)
    140. 

  140. #define PICPND          SFR_RW (SFR4_BASE + 0x14*4)
    141. 

  141. 

  142. #define FMRXDGTCON0     SFR_RW (SFR5_BASE + 0x07*4)
    143. 

  143. #define FMRXANGCON0     SFR_RW (SFR5_BASE + 0x18*4)
    144. 

  144. #define PLL2CON1        SFR_RW (SFR3_BASE + 0x0d*4)
    145. 

  145. 

  146. #define SADCDAT0        SFR_RO (SFR5_BASE + 0x20*4)
    147. 

  147. #define SADCDAT1        SFR_RO (SFR5_BASE + 0x21*4)
    148. 

  148. #define SADCDAT2        SFR_RO (SFR5_BASE + 0x22*4)
    149. 

  149. #define SADCDAT3        SFR_RO (SFR5_BASE + 0x23*4)
    150. 

  150. #define SADCDAT4        SFR_RO (SFR5_BASE + 0x24*4)
    151. 

  151. #define SADCDAT5        SFR_RO (SFR5_BASE + 0x25*4)
    152. 

  152. #define SADCDAT6        SFR_RO (SFR5_BASE + 0x26*4)
    153. 

  153. #define SADCDAT7        SFR_RO (SFR5_BASE + 0x27*4)
    154. 

  154. #define SADCDAT8        SFR_RO (SFR5_BASE + 0x28*4)
    155. 

  155. #define SADCDAT9        SFR_RO (SFR5_BASE + 0x29*4)
    156. 

  156. #define SADCDAT10       SFR_RO (SFR5_BASE + 0x2a*4)
    157. 

  157. #define SADCDAT11       SFR_RO (SFR5_BASE + 0x2b*4)
    158. 

  158. #define SADCDAT12       SFR_RO (SFR5_BASE + 0x2c*4)
    159. 

  159. #define SADCDAT13       SFR_RO (SFR5_BASE + 0x2d*4)
    160. 

  160. #define SADCDAT14       SFR_RO (SFR5_BASE + 0x2e*4)
    161. 

  161. #define SADCDAT15       SFR_RO (SFR5_BASE + 0x2f*4)
    162. 

  162. 

  163. #define WKUPCON         SFR_WO (SFR5_BASE + 0x39*4)
    164. 

  164. #define WKUPEDG         SFR_WO (SFR5_BASE + 0x3a*4)
    165. 

  165. #define WKUPCPND        SFR_WO (SFR5_BASE + 0x3b*4)
    166. 

  166. //------------------------- SFR Group1 ---------------------------------------//
    167. 

  167. #define AUBUFDATA       SFR_RW (SFR1_BASE + 0x01*4)
    168. 

  168. #define AUBUFCON        SFR_RW (SFR1_BASE + 0x02*4)
    169. 

  169. #define AUBUFSTARTADDR  SFR_RW (SFR1_BASE + 0x03*4)
    170. 

  170. #define AUBUFSIZE       SFR_RW (SFR1_BASE + 0x04*4)
    171. 

  171. #define AUBUFFIFOCNT    SFR_RW (SFR1_BASE + 0x05*4)
    172. 

  172. #define AUBUF1DATA      SFR_RW (SFR1_BASE + 0x06*4)
    173. 

  173. #define AUBUF1CON       SFR_RW (SFR1_BASE + 0x07*4)
    174. 

  174. #define AUBUF1STARTADDR SFR_RW (SFR1_BASE + 0x08*4)
    175. 

  175. #define AUBUF1SIZE      SFR_RW (SFR1_BASE + 0x09*4)
    176. 

  176. #define AUBUF1FIFOCNT   SFR_RW (SFR1_BASE + 0x0a*4)
    177. 

  177. #define AUBUFPEAKLEFT   SFR_RW (SFR1_BASE + 0x0b*4)
    178. 

  178. #define AUBUFPEAKRIGHT  SFR_RW (SFR1_BASE + 0x0c*4)
    179. 

  179. 

  180. #define DACDIGCON0      SFR_RW (SFR1_BASE + 0x10*4)
    181. 

  181. #define DACVOLCON       SFR_RW (SFR1_BASE + 0x11*4)
    182. 

  182. #define AU0LMIXCOEF     SFR_RW (SFR1_BASE + 0x12*4)
    183. 

  183. #define AU0RMIXCOEF     SFR_RW (SFR1_BASE + 0x13*4)
    184. 

  184. #define AU1LMIXCOEF     SFR_RW (SFR1_BASE + 0x14*4)
    185. 

  185. #define AU1RMIXCOEF     SFR_RW (SFR1_BASE + 0x15*4)
    186. 

  186. #define DACRMDCCON      SFR_RW (SFR1_BASE + 0x16*4)
    187. 

  187. #define DACDCEXP        SFR_RW (SFR1_BASE + 0x17*4)
    188. 

  188. #define PHASECOMP       SFR_RW (SFR1_BASE + 0x18*4)
    189. 

  189. #define SRC0VOLCON      SFR_RW (SFR1_BASE + 0x19*4)
    190. 

  190. #define SRC1VOLCON      SFR_RW (SFR1_BASE + 0x1a*4)
    191. 

  191. #define SDDACBFCON      SFR_RW (SFR1_BASE + 0x1b*4)
    192. 

  192. #define SDDACBFKICK     SFR_RW (SFR1_BASE + 0x1c*4)
    193. 

  193. #define SDDACBFCOEF     SFR_RW (SFR1_BASE + 0x1d*4)
    194. 

  194. #define CLKCON4         SFR_RW (SFR1_BASE + 0x1e*4)
    195. 

  195. #define SPFCON1         SFR_RW (SFR1_BASE + 0x1f*4)
    196. 

  196. 

  197. #define AUCON0          SFR_RW (SFR1_BASE + 0x20*4)
    198. 

  198. #define AUCON1          SFR_RW (SFR1_BASE + 0x21*4)
    199. 

  199. #define AUCON2          SFR_RW (SFR1_BASE + 0x22*4)
    200. 

  200. #define AUCON3          SFR_RW (SFR1_BASE + 0x23*4)
    201. 

  201. #define AUDMAADR        SFR_RW (SFR1_BASE + 0x24*4)
    202. 

  202. 

  203. #define SPFCON0         SFR_RW (SFR1_BASE + 0x25*4)
    204. 

  204. #define SPFDAT          SFR_RW (SFR1_BASE + 0x26*4)
    205. 

  205. #define SPFDMAADR       SFR_RW (SFR1_BASE + 0x27*4)
    206. 

  206. #define SPFPND          SFR_RW (SFR1_BASE + 0x28*4)
    207. 

  207. #define SPFCPND         SFR_RW (SFR1_BASE + 0x29*4)
    208. 

  208. #define SPFRATE         SFR_RW (SFR1_BASE + 0x2a*4)
    209. 

  209. 

  210. #define AUANGCON6       SFR_RW (SFR1_BASE + 0x2c*4)
    211. 

  211. #define AUANGCON4       SFR_RW (SFR1_BASE + 0x2d*4)
    212. 

  212. #define AUANGCON5       SFR_RW (SFR1_BASE + 0x2e*4)
    213. 

  213. #define SDADCGETDCCON   SFR_RW (SFR1_BASE + 0x2f*4)
    214. 

  214. 

  215. #define SDADCDMACON     SFR_RW (SFR1_BASE + 0x30*4)
    216. 

  216. #define SDADCDMACLR     SFR_RW (SFR1_BASE + 0x31*4)
    217. 

  217. #define SDADCDMAFLAG    SFR_RW (SFR1_BASE + 0x32*4)
    218. 

  218. #define SDADCLDMAADDR   SFR_RW (SFR1_BASE + 0x33*4)
    219. 

  219. #define SDADCLDMASIZE   SFR_RW (SFR1_BASE + 0x34*4)
    220. 

  220. #define SDADCRDMAADDR   SFR_RW (SFR1_BASE + 0x35*4)
    221. 

  221. #define SDADCRDMASIZE   SFR_RW (SFR1_BASE + 0x36*4)
    222. 

  222. #define SDADCDIGCON     SFR_RW (SFR1_BASE + 0x37*4)
    223. 

  223. #define SDADCGAINCON    SFR_RW (SFR1_BASE + 0x38*4)
    224. 

  224. #define SDADCBFCON      SFR_RW (SFR1_BASE + 0x39*4)
    225. 

  225. #define SDADCBFKICK     SFR_RW (SFR1_BASE + 0x3a*4)
    226. 

  226. #define SDADCBFCOEF     SFR_RW (SFR1_BASE + 0x3b*4)
    227. 

  227. 

  228. #define AUANGCON0       SFR_RW (SFR1_BASE + 0x3c*4)
    229. 

  229. #define AUANGCON1       SFR_RW (SFR1_BASE + 0x3d*4)
    230. 

  230. #define AUANGCON2       SFR_RW (SFR1_BASE + 0x3e*4)
    231. 

  231. #define AUANGCON3       SFR_RW (SFR1_BASE + 0x3f*4)
    232. 

  232. 

  233. //------------------------- SFR Group5 ---------------------------------------//
    234. 

  234. #define IISCON0         SFR_RW (SFR5_BASE + 0x00*4)
    235. 

  235. #define IISBAUD         SFR_RW (SFR5_BASE + 0x01*4)
    236. 

  236. #define IISDMACNT       SFR_RW (SFR5_BASE + 0x02*4)
    237. 

  237. #define IISDMAOADR0     SFR_RW (SFR5_BASE + 0x03*4)
    238. 

  238. #define IISDMAOADR1     SFR_RW (SFR5_BASE + 0x04*4)
    239. 

  239. #define IISDMAIADR0     SFR_RW (SFR5_BASE + 0x05*4)
    240. 

  240. #define IISDMAIADR1     SFR_RW (SFR5_BASE + 0x06*4)
    241. 

  241. 

  242. #define FMRXDGTCON0     SFR_RW (SFR5_BASE + 0x07*4)
    243. 

  243. #define FMRXKICK        SFR_RW (SFR5_BASE + 0x08*4)
    244. 

  244. #define FMRXFLAG        SFR_RW (SFR5_BASE + 0x09*4)
    245. 

  245. #define FMRXDCSUM       SFR_RW (SFR5_BASE + 0x0a*4)
    246. 

  246. #define FMRXRSSISUM     SFR_RW (SFR5_BASE + 0x0b*4)
    247. 

  247. #define FMRXRSSIPOW     SFR_RW (SFR5_BASE + 0x0c*4)
    248. 

  248. #define FMRXPILOTPOW    SFR_RW (SFR5_BASE + 0x0d*4)
    249. 

  249. #define FMRXBALANVOL    SFR_RW (SFR5_BASE + 0x0e*4)
    250. 

  250. #define FMRXZEROCROSSCON  SFR_RW (SFR5_BASE + 0x0f*4)
    251. 

  251. 

  252. 

  253. #define GPDMACON        SFR_RW (SFR5_BASE + 0x10*4)
    254. 

  254. #define GPDMAADDRST0    SFR_RW (SFR5_BASE + 0x11*4)
    255. 

  255. #define GPDMAADDRST1    SFR_RW (SFR5_BASE + 0x12*4)
    256. 

  256. #define GPDMAKICK       SFR_RW (SFR5_BASE + 0x13*4)
    257. 

  257. 

  258. #define FMRXDAMADDR     SFR_RW (SFR5_BASE + 0x14*4)
    259. 

  259. #define FMRXDMASIZE     SFR_RW (SFR5_BASE + 0x15*4)
    260. 

  260. #define FMRXDMACON      SFR_RW (SFR5_BASE + 0x16*4)
    261. 

  261. #define FMRXDMAFLAG     SFR_RW (SFR5_BASE + 0x17*4)
    262. 

  262. #define FMRXANGCON0     SFR_RW (SFR5_BASE + 0x18*4)
    263. 

  263. #define FMRXANGCON1     SFR_RW (SFR5_BASE + 0x19*4)
    264. 

  264. #define FMRXANGCON2     SFR_RW (SFR5_BASE + 0x1a*4)
    265. 

  265. #define FMRXANGCON3     SFR_RW (SFR5_BASE + 0x1b*4)
    266. 

  266. #define FMRXPLLDIGCON   SFR_RW (SFR5_BASE + 0x1c*4)
    267. 

  267. #define FMRXADCPLLDIV   SFR_RW (SFR5_BASE + 0x1d*4)
    268. 

  268. #define FMRXLOPLLDIV    SFR_RW (SFR5_BASE + 0x1e*4)
    269. 

  269. #define FMRXZEROCROSSCNT  SFR_RW (SFR5_BASE + 0x1f*4)
    270. 

  270. 

  271. #define SADCDAT0        SFR_RO (SFR5_BASE + 0x20*4)
    272. 

  272. #define SADCDAT1        SFR_RO (SFR5_BASE + 0x21*4)
    273. 

  273. #define SADCDAT2        SFR_RO (SFR5_BASE + 0x22*4)
    274. 

  274. #define SADCDAT3        SFR_RO (SFR5_BASE + 0x23*4)
    275. 

  275. #define SADCDAT4        SFR_RO (SFR5_BASE + 0x24*4)
    276. 

  276. #define SADCDAT5        SFR_RO (SFR5_BASE + 0x25*4)
    277. 

  277. #define SADCDAT6        SFR_RO (SFR5_BASE + 0x26*4)
    278. 

  278. #define SADCDAT7        SFR_RO (SFR5_BASE + 0x27*4)
    279. 

  279. #define SADCDAT8        SFR_RO (SFR5_BASE + 0x28*4)
    280. 

  280. #define SADCDAT9        SFR_RO (SFR5_BASE + 0x29*4)
    281. 

  281. #define SADCDAT10       SFR_RO (SFR5_BASE + 0x2a*4)
    282. 

  282. #define SADCDAT11       SFR_RO (SFR5_BASE + 0x2b*4)
    283. 

  283. #define SADCDAT12       SFR_RO (SFR5_BASE + 0x2c*4)
    284. 

  284. #define SADCDAT13       SFR_RO (SFR5_BASE + 0x2d*4)
    285. 

  285. #define SADCDAT14       SFR_RO (SFR5_BASE + 0x2e*4)
    286. 

  286. #define SADCDAT15       SFR_RO (SFR5_BASE + 0x2f*4)
    287. 

  287. 

  288. #define SADCCON         SFR_RW (SFR5_BASE + 0x30*4)
    289. 

  289. #define SADCCH          SFR_RW (SFR5_BASE + 0x31*4)
    290. 

  290. #define SADCST          SFR_WO (SFR5_BASE + 0x32*4)
    291. 

  291. #define SADCBAUD        SFR_WO (SFR5_BASE + 0x33*4)
    292. 

  292. #define MBISTCON        SFR_WO (SFR5_BASE + 0x34*4)
    293. 

  293. #define MBISTEADR       SFR_WO (SFR5_BASE + 0x35*4)
    294. 

  294. #define MBISTBADR       SFR_WO (SFR5_BASE + 0x36*4)
    295. 

  295. #define MBISTCRC        SFR_WO (SFR5_BASE + 0x37*4)
    296. 

  296. #define MBISTERR        SFR_WO (SFR5_BASE + 0x38*4)
    297. 

  297. #define WKUPCON         SFR_WO (SFR5_BASE + 0x39*4)
    298. 

  298. #define WKUPEDG         SFR_WO (SFR5_BASE + 0x3a*4)
    299. 

  299. #define WKUPCPND        SFR_WO (SFR5_BASE + 0x3b*4)
    300. 

  300. //#define FMRXLOAFCCON    SFR_RW (SFR5_BASE + 0x3c*4)
    301. 

  301. #define EFCON0          SFR_RW (SFR5_BASE + 0x3d*4)
    302. 

  302. #define EFCON1          SFR_WO (SFR5_BASE + 0x3e*4)
    303. 

  303. #define EFDAT           SFR_RW (SFR5_BASE + 0x3f*4)
    304. 

  304. 

  305. //------------------------- SFR Group6 ---------------------------------------//
    306. 

  306. #define GPIOASET        SFR_RW (SFR6_BASE + 0x00*4)
    307. 

  307. #define GPIOACLR        SFR_RW (SFR6_BASE + 0x01*4)
    308. 

  308. #define GPIOA           SFR_RW (SFR6_BASE + 0x02*4)
    309. 

  309. #define GPIOADIR        SFR_RW (SFR6_BASE + 0x03*4)
    310. 

  310. #define GPIOADE         SFR_RW (SFR6_BASE + 0x04*4)
    311. 

  311. #define GPIOAFEN        SFR_RW (SFR6_BASE + 0x05*4)
    312. 

  312. #define GPIOADRV        SFR_RW (SFR6_BASE + 0x06*4)
    313. 

  313. #define GPIOAPU         SFR_RW (SFR6_BASE + 0x07*4)
    314. 

  314. #define GPIOAPD         SFR_RW (SFR6_BASE + 0x08*4)
    315. 

  315. #define GPIOAPU200K     SFR_RW (SFR6_BASE + 0x09*4)
    316. 

  316. #define GPIOAPD200K     SFR_RW (SFR6_BASE + 0x0a*4)
    317. 

  317. #define GPIOAPU300      SFR_RW (SFR6_BASE + 0x0b*4)
    318. 

  318. #define GPIOAPD300      SFR_RW (SFR6_BASE + 0x0c*4)
    319. 

  319. #define GPIOAMFUNC      SFR_RW (SFR6_BASE + 0x0f*4)
    320. 

  320. 

  321. #define GPIOBSET        SFR_RW (SFR6_BASE + 0x10*4)
    322. 

  322. #define GPIOBCLR        SFR_RW (SFR6_BASE + 0x11*4)
    323. 

  323. #define GPIOB           SFR_RW (SFR6_BASE + 0x12*4)
    324. 

  324. #define GPIOBDIR        SFR_RW (SFR6_BASE + 0x13*4)
    325. 

  325. #define GPIOBDE         SFR_RW (SFR6_BASE + 0x14*4)
    326. 

  326. #define GPIOBFEN        SFR_RW (SFR6_BASE + 0x15*4)
    327. 

  327. #define GPIOBDRV        SFR_RW (SFR6_BASE + 0x16*4)
    328. 

  328. #define GPIOBPU         SFR_RW (SFR6_BASE + 0x17*4)
    329. 

  329. #define GPIOBPD         SFR_RW (SFR6_BASE + 0x18*4)
    330. 

  330. #define GPIOBPU200K     SFR_RW (SFR6_BASE + 0x19*4)
    331. 

  331. #define GPIOBPD200K     SFR_RW (SFR6_BASE + 0x1a*4)
    332. 

  332. #define GPIOBPU300      SFR_RW (SFR6_BASE + 0x1b*4)
    333. 

  333. #define GPIOBPD300      SFR_RW (SFR6_BASE + 0x1c*4)
    334. 

  334. 

  335. #define GPIOESET        SFR_RW (SFR6_BASE + 0x20*4)
    336. 

  336. #define GPIOECLR        SFR_RW (SFR6_BASE + 0x21*4)
    337. 

  337. #define GPIOE           SFR_RW (SFR6_BASE + 0x22*4)
    338. 

  338. #define GPIOEDIR        SFR_RW (SFR6_BASE + 0x23*4)
    339. 

  339. #define GPIOEDE         SFR_RW (SFR6_BASE + 0x24*4)
    340. 

  340. #define GPIOEFEN        SFR_RW (SFR6_BASE + 0x25*4)
    341. 

  341. #define GPIOEDRV        SFR_RW (SFR6_BASE + 0x26*4)
    342. 

  342. #define GPIOEPU         SFR_RW (SFR6_BASE + 0x27*4)
    343. 

  343. #define GPIOEPD         SFR_RW (SFR6_BASE + 0x28*4)
    344. 

  344. #define GPIOEPU200K     SFR_RW (SFR6_BASE + 0x29*4)
    345. 

  345. #define GPIOEPD200K     SFR_RW (SFR6_BASE + 0x2a*4)
    346. 

  346. #define GPIOEPU300      SFR_RW (SFR6_BASE + 0x2b*4)
    347. 

  347. #define GPIOEPD300      SFR_RW (SFR6_BASE + 0x2c*4)
    348. 

  348. 

  349. #define GPIOFSET        SFR_RW (SFR6_BASE + 0x30*4)
    350. 

  350. #define GPIOFCLR        SFR_RW (SFR6_BASE + 0x31*4)
    351. 

  351. #define GPIOF           SFR_RW (SFR6_BASE + 0x32*4)
    352. 

  352. #define GPIOFDIR        SFR_RW (SFR6_BASE + 0x33*4)
    353. 

  353. #define GPIOFDE         SFR_RW (SFR6_BASE + 0x34*4)
    354. 

  354. #define GPIOFFEN        SFR_RW (SFR6_BASE + 0x35*4)
    355. 

  355. #define GPIOFDRV        SFR_RW (SFR6_BASE + 0x36*4)
    356. 

  356. #define GPIOFPU         SFR_RW (SFR6_BASE + 0x37*4)
    357. 

  357. #define GPIOFPD         SFR_RW (SFR6_BASE + 0x38*4)
    358. 

  358. #define GPIOFPU200K     SFR_RW (SFR6_BASE + 0x39*4)
    359. 

  359. #define GPIOFPD200K     SFR_RW (SFR6_BASE + 0x3a*4)
    360. 

  360. #define GPIOFPU300      SFR_RW (SFR6_BASE + 0x3b*4)
    361. 

  361. #define GPIOFPD300      SFR_RW (SFR6_BASE + 0x3c*4)
    362. 

  362. 

  363. //------------------------- SFR Group7 ---------------------------------------//
    364. 

  364. #define GPIOGSET        SFR_RW (SFR7_BASE + 0x00*4)
    365. 

  365. #define GPIOGCLR        SFR_RW (SFR7_BASE + 0x01*4)
    366. 

  366. #define GPIOG           SFR_RW (SFR7_BASE + 0x02*4)
    367. 

  367. #define GPIOGDIR        SFR_RW (SFR7_BASE + 0x03*4)
    368. 

  368. #define GPIOGDE         SFR_RW (SFR7_BASE + 0x04*4)
    369. 

  369. #define GPIOGFEN        SFR_RW (SFR7_BASE + 0x05*4)
    370. 

  370. #define GPIOGDRV        SFR_RW (SFR7_BASE + 0x06*4)
    371. 

  371. #define GPIOGPU         SFR_RW (SFR7_BASE + 0x07*4)
    372. 

  372. #define GPIOGPD         SFR_RW (SFR7_BASE + 0x08*4)
    373. 

  373. #define GPIOGPU200K     SFR_RW (SFR7_BASE + 0x09*4)
    374. 

  374. #define GPIOGPD200K     SFR_RW (SFR7_BASE + 0x0a*4)
    375. 

  375. #define GPIOGPU300      SFR_RW (SFR7_BASE + 0x0b*4)
    376. 

  376. #define GPIOGPD300      SFR_RW (SFR7_BASE + 0x0c*4)
    377. 

  377. 

  378. #define IRRXCON         SFR_RW (SFR8_BASE + 0x1b*4)
    379. 

  379. #define IRRXDAT         SFR_RW (SFR8_BASE + 0x1c*4)
    380. 

  380. #define IRRXCPND        SFR_WO (SFR8_BASE + 0x1d*4)
    381. 

  381. #define IRRXERR0        SFR_WO (SFR8_BASE + 0x1e*4)
    382. 

  382. #define IRRXERR1        SFR_WO (SFR8_BASE + 0x1f*4)
    383. 

  383. 

  384. #define USERKEY        SFR_RW (SFR8_BASE + 0x20*4)
    385. 

  385. #define PROTCON1        SFR_RW (SFR8_BASE + 0x21*4)
    386. 

  386. 

  387. 

  388. 

  389. //------------------------- SFR Group9 ---------------------------------------//
    390. 

  390. #define TMR3CON         SFR_RW (SFR9_BASE + 0x00*4)
    391. 

  391. #define TMR3CPND        SFR_WO (SFR9_BASE + 0x01*4)
    392. 

  392. #define TMR3CNT         SFR_RW (SFR9_BASE + 0x02*4)
    393. 

  393. #define TMR3PR          SFR_RW (SFR9_BASE + 0x03*4)
    394. 

  394. #define TMR3CPT         SFR_RO (SFR9_BASE + 0x04*4)
    395. 

  395. #define TMR3DUTY0       SFR_WO (SFR9_BASE + 0x05*4)
    396. 

  396. #define TMR3DUTY1       SFR_WO (SFR9_BASE + 0x06*4)
    397. 

  397. #define TMR3DUTY2       SFR_WO (SFR9_BASE + 0x07*4)
    398. 

  398. #define TMR4CON         SFR_RW (SFR9_BASE + 0x08*4)
    399. 

  399. #define TMR4CPND        SFR_WO (SFR9_BASE + 0x09*4)
    400. 

  400. #define TMR4CNT         SFR_RW (SFR9_BASE + 0x0a*4)
    401. 

  401. #define TMR4PR          SFR_RW (SFR9_BASE + 0x0b*4)
    402. 

  402. #define TMR4CPT         SFR_RO (SFR9_BASE + 0x0c*4)
    403. 

  403. #define TMR4DUTY0       SFR_WO (SFR9_BASE + 0x0d*4)
    404. 

  404. #define TMR4DUTY1       SFR_WO (SFR9_BASE + 0x0e*4)
    405. 

  405. #define TMR4DUTY2       SFR_WO (SFR9_BASE + 0x0f*4)
    406. 

  406. 

  407. #define TMR5CON         SFR_RW (SFR9_BASE + 0x10*4)
    408. 

  408. #define TMR5CPND        SFR_WO (SFR9_BASE + 0x11*4)
    409. 

  409. #define TMR5CNT         SFR_RW (SFR9_BASE + 0x12*4)
    410. 

  410. #define TMR5PR          SFR_RW (SFR9_BASE + 0x13*4)
    411. 

  411. #define TMR5CPT         SFR_RO (SFR9_BASE + 0x14*4)
    412. 

  412. #define TMR5DUTY0       SFR_WO (SFR9_BASE + 0x15*4)
    413. 

  413. #define TMR5DUTY1       SFR_WO (SFR9_BASE + 0x16*4)
    414. 

  414. #define TMR5DUTY2       SFR_WO (SFR9_BASE + 0x17*4)
    415. 

  415. #define UART2CON        SFR_RW (SFR9_BASE + 0x18*4)
    416. 

  416. #define UART2CPND       SFR_WO (SFR9_BASE + 0x19*4)
    417. 

  417. #define UART2BAUD       SFR_RW (SFR9_BASE + 0x1a*4)
    418. 

  418. #define UART2DATA       SFR_RW (SFR9_BASE + 0x1b*4)
    419. 

  419. #define PORTINTEDG      SFR_RW (SFR9_BASE + 0x1e*4)
    420. 

  420. #define PORTINTEN       SFR_RW (SFR9_BASE + 0x1f*4)
    421. 

  421. 

  422. #define SPI1CON         SFR_RW (SFR9_BASE + 0x20*4)
    423. 

  423. #define SPI1BUF         SFR_RW (SFR9_BASE + 0x21*4)
    424. 

  424. #define SPI1BAUD        SFR_RW (SFR9_BASE + 0x22*4)
    425. 

  425. #define SPI1CPND        SFR_RW (SFR9_BASE + 0x23*4)
    426. 

  426. #define SPI1DMACNT      SFR_RW (SFR9_BASE + 0x24*4)
    427. 

  427. #define SPI1DMAADR      SFR_RW (SFR9_BASE + 0x25*4)
    428. 

  428. 

  429. 

  430. #define RTCALM          SFR_RW (SFR9_BASE + 0x2e*4)
    431. 

  431. #define RTCCNT          SFR_RW (SFR9_BASE + 0x2f*4)
    432. 

  432. 

  433. #define RTCCON0         SFR_RW (SFR9_BASE + 0x30*4)
    434. 

  434. #define RTCCON1         SFR_RW (SFR9_BASE + 0x31*4)
    435. 

  435. #define RTCCON2         SFR_RW (SFR9_BASE + 0x32*4)
    436. 

  436. #define RTCCON3         SFR_RW (SFR9_BASE + 0x33*4)
    437. 

  437. #define RTCCON4         SFR_RW (SFR9_BASE + 0x34*4)
    438. 

  438. #define RTCCON5         SFR_RW (SFR9_BASE + 0x35*4)
    439. 

  439. #define RTCCON6         SFR_RW (SFR9_BASE + 0x36*4)
    440. 

  440. #define RTCCON7         SFR_RW (SFR9_BASE + 0x37*4)
    441. 

  441. #define RTCCON8         SFR_RW (SFR9_BASE + 0x38*4)
    442. 

  442. #define RTCCON9         SFR_RW (SFR9_BASE + 0x39*4)
    443. 

  443. #define RTCCON10        SFR_RW (SFR9_BASE + 0x3a*4)
    444. 

  444. #define RTCCON11        SFR_RW (SFR9_BASE + 0x3b*4)
    445. 

  445. #define RTCCON12        SFR_RW (SFR9_BASE + 0x3c*4)
    446. 

  446. #define RTCCON13        SFR_RW (SFR9_BASE + 0x3d*4)
    447. 

  447. #define RTCCON14        SFR_RW (SFR9_BASE + 0x3e*4)
    448. 

  448. #define RTCCON15        SFR_RW (SFR9_BASE + 0x3f*4)
    449. 

  449. 

  450. //------------------------- SFR Group10 --------------------------------------//
    451. 

  451. #define TKIE            SFR_RW (SFR10_BASE + 0x00*4)
    452. 

  452. #define TKCPND          SFR_RW (SFR10_BASE + 0x01*4)
    453. 

  453. #define TKCON           SFR_RW (SFR10_BASE + 0x02*4)
    454. 

  454. #define TKACON          SFR_RW (SFR10_BASE + 0x03*4)
    455. 

  455. #define TKCNT           SFR_RW (SFR10_BASE + 0x04*4)
    456. 

  456. #define TKCDPR0         SFR_RW (SFR10_BASE + 0x05*4)
    457. 

  457. #define TKCDPR1         SFR_RW (SFR10_BASE + 0x06*4)
    458. 

  458. #define TKTMR           SFR_RW (SFR10_BASE + 0x07*4)
    459. 

  459. #define TKBCNT          SFR_RW (SFR10_BASE + 0x09*4)
    460. 

  460. #define TKPTHD          SFR_RW (SFR10_BASE + 0x0a*4)
    461. 

  461. #define TKETHD          SFR_RW (SFR10_BASE + 0x0b*4)
    462. 

  462. 

  463. #define PIANOCON        SFR_RW (SFR10_BASE + 0x10*4)
    464. 

  464. #define PIANOBUF        SFR_WO (SFR10_BASE + 0x11*4)
    465. 

  465. #define TONEDLY         SFR_RW (SFR10_BASE + 0x12*4)
    466. 

  466. #define TONEDLY1        SFR_RW (SFR10_BASE + 0x13*4)
    467. 

  467. //-------------------------  others   --------------------------------------//
    468. 

  468. #define MEMCON1         SFR_RW (SFR10_BASE + 0x2e*4)
    469. 

  469. #define MEMCON2         SFR_RW (SFR10_BASE + 0x2f*4)
    470. 

  470. #endif
    471.